DESCRIPTION :

The ADC is configured to operate according to the configuration pattern. The configuration pattern is determined by the WARP signal which when set, is optimized for fast readout and when not set, is configured for slow readout and optimized for low noise.

This module clocks the 18 bit serial data out from ADC into an 18 bit shift register after or during each conversion cycle. Which clock (sysclk or ADC clock) is specified by the EXT configuration bit of each channel. This bit is currently locked out by in the schematic. Only internal clock mode is used. Which read mode (read after convert or read during convert) is controlled by the WARP bit. Hence, when WARP mode is selected, the internal ADC clock is used to clock data out during the next conversion time. If WARP is not selected, the adc data is read out after the current conversion. IMPLEMENTATION NOTES:

THERE ARE FOUR BITS USED FOR CHANNEL IDENTITY IN THE CONFIGURATION REGISTER. THESE BITS ARE LOADED INTO THE PHYSICAL ADC CHANNEL CONFIGURATION REGISTER AND DETERMINE WHICH CDS COMMAND CHANNEL THIS PHYSICAL CHANNEL LISTENS TO. THE CDS COMMAND DATA IS WRITTEN TO THE 38 BIT BUS CONNECTING THE CPLDS TO THE ACQUISTION FPGA WITH BIT FLAGS SET TO DETERMINE WHICH CDS CHANNEL THESE COMMANDS ARE DIRECTED TO. IF THE CHANNEL IDENT WRITEN TO THE ADC CONFIG REGISTER MATCHES THE BIT POSITION IN THE CDS COMMAND WORD THEN THAT COMMAND IS CARRIED OUT BY THE PHYSICAL ACQUISITION CHANNEL.

CONFIGURATION DATA BIT SIGNIFICANCE IS:

BIT			BIT		
0	:	POWER DOWN ADC AND LOCK CDS	6	=	CHANNEL IDENT BIT 2
1	:	USE ADC WARP MODE FOR READOUT	7	=	NOT USED EXCEPT FOR READ BACK
2	:	GAIN BIT 0 FOR CDS DC GAIN SETTING	8	=	NOT USED EXCEPT FOR READ BACK
3	=	NOT USED IN THIS VERSION	9	=	READ BACK ADC STATUS AND CONFIG REG
4	=	CHANNEL IDENT BIT 0	10	=	READ SDATA TEST STREAM INSTEAD OF ADC
5	:	CHANNEL IDENT BIT 1			DATA


CONFIGURATION REGISTER CONTENTS AND THE RAW ADC STATUS SIGNALS CAN BE READ BACK BY SETTING THE CONFIGURATION BIT 9. THE RETURNED DATA REFLECTS THE FOLLOWING INFORMATION:
BIT

0	=	SYNC SIGNAL FROM ADC	9	=	CHANNEL IDENTITY BIT 1
1	=	BUSY SIGNAL FROM ADC	10	=	CHANNEL IDENTITY BIT 2 (MSB)
2	=	SERIAL DATA STATE FROM ADC	11	=	ALWAYS ZERO
3	=	ERROR BIT FROM ADC	12	=	ALWAYS ZERO
4	=	GAIN BIT 0 OF CDS	13	=	ALWAYS ZERO
5	=	SPARE BIT IN ADC CONFIG REG	14	=	ADC_MODE SIGNAL
6	=	ALWAYS ZERO	15	=	POWER DOWN BIT ECHO
7	=	ALWAYS ZERO	16	=	ALWAYS ZERO
8	=	CHANNEL IDENTITY BIT 0 (LSB)	17	=	ALWAYS ZERO


adc_interface_v41


```
CONV N
                      BUSY IN
                        RESET
         SCLK
         SDATA SYNC EXT
                      CFG EN
         BUSY
         SYNC
                    CFG DATA
                     CFG CLK
         ERR
 GAIN_0
                   DATA(17:0)
 CTC_IN
                 CHAN ID(2:0)
         PD
                    BUSY OUT
 : in std_logic;
BUSY
BUSY_IN : in std_logic;
BUSY_OUT : out std_logic;
CFG_CLK : in std_logic;
CFG DATA: in std logic;
        : in std_logic;
CFG_EN
CHAN_ID : out std_logic_vector(2 downto 0)
        : out std logic;
CONV N
CTC_IN
       : in std_logic;
       : out std_logic_vector (17 downto 0);
DATA
       : in std_logic;
ERR
       : out std_logic;
GAIN_0
        : out std_logic;
PD
       : in std_logic;
RESET
       : in std_logic;
: in std_logic;
SCLK
SDATA
       : in std_logic;
SYNC
SYNC_EXT : in std_logic;
        : out std_logic;
```

BusySetProc: process(CTC_IN, RESET, SYNC)



BusyRstProc: process (CTC_IN, RESET, SYNC_EXT, cfg_reg(0))





AdcConfSerProc: process(CFG_CLK)

